Interfacing to the Fractional

Abstract: This application note provides an example fractional T1 and E1 circuit design using Dallas Semiconductor/Maxim Communications Products T1/E1 single chip transceivers (SCTs) and T1/E1 framers.

Introduction

This application note shows a "looped-timed" application where a Dallas framer or single-chip transceiver (SCT) is configured for a fractional T1/E1 interface.

This application note applies to the following products:

T1 Framers	E1 Framers	T1 SCTS	E1 SCTS	T1/E1 SCTS
DS2141	DS2143	DS2151	DS2153	DS2156
DS21Q41	DS21Q43	DS2152	DS2154	DS2155
DS21Q42	DS21Q44	DS21352	DS21354	DS21Q55
DS21FF42	DS21FF44	DS21552	DS21554	DS21455
DS21FT42	DS21FT44	DS21Q552	DS21Q554	DS21458
?	?	DS21Q352	DS21Q354	DS36528
?	?	?	?	DS26524
?	?	?	?	DS26522
?	?	?	?	DS26521
?	?	?	?	DS26519
?	?	?	?	DS26518

General Configuration

It is common for a T1/E1 carrier subscriber to not have the full T1/E1 rate of service, but a fractional T1 or E1 service, since the full bandwidth may not be needed or affordable. The circuit shown in Figure 1 shows an example of a fractional T1/E1 circuit design, where the application is "looped-timed" and connected to a V.35/RS-449/S530 interface. In this figure, the transmit and receive FT1/E1 streams occupy the same time slots. The DS2175 is our T1/CEPT Elastic Store IC and the XR-T8000 is the Exar Clock Synchronizer/Adaptor for Communications IC. The idle registers on the Dallas framer/SCT can be used to fill unused channels, and the used channels do not need to be contiguous. RCHBLK can be used with TCHBLK to allow up to three additional FT1/E1 ports. Reset should be activated after all the clocks are stable.

Figure 1. Fractional T1/E1 to V.35 interface.

Conclusion

This application note has shown how to design our framers/SCTs for fractional T1/E1 in a "loop-timed" application.

If you have further questions about fractional T1/E1, please contact the Telecommunication Applications support team via email telecom.support@dalsemi.com or call 972-371-6555.

Dallas Framer/SCT Information

For more information about our framers/SCTs, please consult the data sheets available on our website at www.maxim-ic.com/telecom.

閱讀全文

Interfacin(25812) Interfacin(25812)

41000集成參數(shù)分析和表征環(huán)境

Covers product configuration, installation overview, site preparation, connecting to a wafer prober, and interfacing to a probe card.

2019-09-29 14:33:00

8563E，8561E頻譜分析儀在-50dbc的水平上有大約500KHz的雜散

of -50dbc. I believe the spurious is generated at the Fractional N Synthesizer at the A14 Frequency

2019-05-28 10:02:32

8通道ADC和FPGA之間的接口如何編碼

for interfacing those two. So for this i found some of the pdf file's like Xapp485,xapp774 etc and i have

2019-05-28 13:50:34

Interfacing SDRAM Memory on High Performance Microcontrollers

additional memory for code and data when interfacing with High Speed LCD Panels.特性? Designed for (formerly

2015-04-08 10:33:35

AD9361 BBPLL無法鎖定是什么原因

accuracySPIWrite 043,28 // BBPLL Freq Word (Fractional[7:0])SPIWrite 042,5C // BBPLL Freq Word

2018-09-26 17:40:47

AD9361 BBPLL鎖定的時鐘和DATA_CLK的關(guān)系是什么

// Set calibration clock to REFCLK/4 for more accuracySPIWrite 043,00 // BBPLL Freq Word (Fractional

2019-03-05 14:36:13

AD9361 BBPLL鎖定讀到0x5E的值一直是0xCA、0x02、0三個值循環(huán)跳變

Word (Fractional[7:0])SPIWrite042,5C// BBPLL Freq Word (Fractional[15:8])SPIWrite041,12// BBPLL Freq

2018-12-25 09:22:23

BU6821G-TR

FRACTIONAL PULSE RATE CONVERTER

2023-03-27 14:12:46

BU6823G-TR

FRACTIONAL PULSE RATE CONVERTER

2023-03-27 14:12:46

FPGA配置AD9364怎么操作

Word (Fractional[7:0])SPIWrite 042,5C // BBPLL Freq Word (Fractional[15:8])SPIWrite 041,12 // BBPLL

2018-09-11 21:09:38

GSM調(diào)制解調(diào)器與PSoC 3接口是否有應(yīng)用說明

Is there any application note on interfacing GSM modem with PSoC 3. primarly i want to interface the GSM

2019-07-22 07:54:45